Zero to ASIC Course

00:00 intro 00:56 z80 04:54 Submitted to TT07 06:52 NMOS 08:22 dynamic memory 10:28 z80 was everything in one chip 12:00 hand layout 14:10 most widely used CPU in the 80s 17:27 Tiny Tapeout compromise 18:56 voltage compatibility 19:58 Fits in 4 TT tiles 21:09 comparison table 22:47 What is Tiny Tapeout 24:28 next steps 26:29 bond pads 28:09 multicore z80 28:59 pricing 29:30 why not

* Carsten’s background and interest in analog circuit design * Open-source silicon and its benefits vs. challenges * Analog design tools evolution * Obstacles that hinder wider adoption of open-source silicon tools * Advice on approaching an analog design journey

Talking about the minimal fab with Leo Moser. Leo recently won a competition run by minimal fab and had a design fabricated.He's published a few blog posts about it here:About the Minimal Fab: https://mole99.uber.space/2023/Minimal_Fab/About%20Minimal%20Fab%20and%20the%20ICPS%20PDK.html NAND tutorial: https://mole99.uber.space/2024/NAND_tutorial/Design%20of%20a%20NAND%20gate%2

Follow Ed here: https://twitter.com/EdConwaySky Buy his book: https://www.penguinrandomhouse.com/bo... Sign up to my newsletter here: https://www.zerotoasiccourse.com/news...

00:00 Intro 00:10 TT boards 00:51 TT04 closes on Friday 8th 01:09 ORConf https://orconf.org/ 01:21 Wuthering Bytes 01:53 FSiC videos released https://peertube.f-si.org/video-chann... 02:04 Hackaday Supercon 2023 02:19 YUG2 https://www.linkedin.com/posts/yosysh... 02:36 Silicon news - MPW3 and 2206 03:37 IHP workshop videos    • Introduction FMD-QNC p

Interviews with:Luca Alloatti Thomas Benz Jørgen Kragh Jakobsen Thomas Parry Rene Scholz Dan Fritchman Harald Pretl

Website: https://monster6502.com/ & visual 6502 http://www.visual6502.org/JSSim/index.html Eric's socials: https://twitter.com/TubeTimeUS & https://mastodon.social/@tubetime Other interviews: https://theamphour.com/609-open-circuits-with-eric-schlaepfer-and-windell-oskay/ & https://unnamedre.com/episode/58

https://arxiv.org/abs/2305.13243 00:00 Intro 01:21 Hardware security 02:54 How long have they been using AI to generate Verilog 05:26 Methodology 17:40 Humans in the loop 21:21 Some designs already taped out on TinyTapeout 3 26:49 How to contact

For TinyTapeout 3, Harald Pretl made an analog temperature sensor out of digital standard cells. In this interview he explains how he did it.

Jeremy Birch implemented a custom STA timing setup for Tiny Tapeout 3. In this interview we discuss his background, what we needed the check and the results.